Main

processing priority

3

site type

0 (generic, awaiting analysis)

review version

11

html import

20 (imported)

Events

first seen date

2024-03-11 18:51:12

expired found date

-

created at

2024-06-06 05:23:59

updated at

2025-03-08 05:05:06

Domain name statistics

length

11

crc

29463

tld

86

nm parts

0

nm random digits

0

nm rare letters

0

Connections

is subdomain of id

-

previous id

0

replaced with id

0

related id

-

dns primary id

94587248

dns alternative id

0

lifecycle status

0 (unclassified, or currently active)

Subdomains and pages

deleted subdomains

0

page imported products

0

page imported random

0

page imported parking

0

Error counters

count skipped due to recent timeouts on the same server IP

0

count content received but rejected due to 11-799

0

count dns errors

0

count cert errors

0

count timeouts

0

count http 429

0

count http 404

0

count http 403

0

count http 5xx

0

next operation date

-

Server

server bits

server ip

-

Mainpage statistics

mp import status

20

mp rejected date

-

mp saved date

-

mp size orig

42049

mp size raw text

18732

mp inner links count

0

mp inner links status

1 (no links)

Open Graph

title

Project F

description

A little oasis for FPGA and RISC-V design.

image

site name

author

Project F

updated

2025-12-16 16:21:10

raw text

Project F Project F About Demos Lib Tools Tutorials twitter github mastodon rss Welcome to Project F . A little oasis for FPGA and RISC-V design. RISC-V Assembler: Load Store 15 Feb 2024 RISC-V Assembler: Load Store Part four of RISC-V assembler looks at load and store instructions, such as lw , sw , and lbu . We’ll also cover memory alignment, addressing modes, and loading symbol addresses. Read More... RISC-V Assembler: Shift 30 Jan 2024 RISC-V Assembler: Shift The third part of our RISC-V assembler series covers shift instructions, such as sll and srai . Read More... RISC-V Assembler: Logical 29 Jan 2024 RISC-V Assembler: Logical The second part of our RISC-V assembler series covers logical instructions, such as and and xori . Read More... RISC-V Assembler: Arithmetic 15 Jan 2024 RISC-V Assembler: Arithmetic In the last few years, we’ve seen an explosion of RISC-V CPU designs, especially on FPGA. This series will help you le...

Text analysis

redirect type

0 (-)

block type

0 (no issues)

detected language

1 (English)

category id

Gry (27)

index version

2025110801

spam phrases

0

Text statistics

text nonlatin

0

text cyrillic

0

text characters

14561

text words

3045

text unique words

861

text lines

357

text sentences

203

text paragraphs

52

text words per sentence

15

text matched phrases

1

text matched dictionaries

4

RSS

rss path

rss status

3 (priority 3 already searched, no matches found)

rss found date

-

rss size orig

0

rss items

0

rss spam phrases

0

rss detected language

0 (awaiting analysis)

inbefore feed id

-

inbefore status

0 (new)

Sitemap

sitemap status

30 (processing completed, results pushed to table crawler_sitemaps.ext_domain_sitemap_lists)

sitemap review version

1

sitemap urls count

68

sitemap urls adult

0

sitemap filtered products

0

sitemap filtered videos

0

sitemap found date

2024-03-26 09:32:00

sitemap process date

2024-10-08 11:19:47

sitemap first import date

-

sitemap last import date

-